CLAIMS

What is claimed is:

1   A computer system comprising:

2   a cache memory having a plurality of cache lines each of which stores

3   data;

4   a storage area to store a data operand; and

5   an execution unit coupled to said storage area to operate on data

6   elements in said data operand to invalidate data in a predetermined portion of the

7   plurality of cache lines in response to receiving a single instruction.

2.   The computer system of Claim 1, wherein the data operand is a register

location.

1   3.   The computer system of Claim 2, wherein the register location contains

2   a portion of a starting address of the cache line in which data is to be invalidated.

4.   The computer system of Claim 3, wherein the portion of the starting

2   address includes a plurality of most significant bits of the starting address.

1   5.)   The computer system of Claim 4, wherein execution unit shifts the

2   data elements by a predetermined number of bit positions to obtain the starting

3   address of the cache line in which data is to be invalidated.

1   6.   The computer system of Claim 1, wherein the predetermined portion

2   of the plurality of cache lines is a page in the cache memory.

1   7.   A computer system comprising:

       a first storage area to store data;

       a cache memory having a plurality of cache lines each of which stores

4   data;

       a second storage area to store a data operand; and

       an execution unit coupled to said first storage area, said second storage

7   area, and said cache memory, said execution unit to operate on data elements in said

8   data operand to copy data from a predetermined portion of the plurality of cache

9   lines in the cache memory to the first storage area, in response to receiving a single

10   instruction.

1   8.   The computer system of Claim 7, wherein the data operand is a register

2   location.

1   9.   The computer system of Claim 8, wherein the register location contains

2   a plurality of most significant bits of a starting address of the cache line in which

3   data is to be copied.

1   10.   The computer system of Claim 9, wherein execution unit shifts the

2   data elements by a predetermined number of bit positions to obtain the starting

3   address of the cache line in which data is to be copied.

11.   The computer system of Claim 7, wherein the predetermined portion

of the plurality of cache lines is a page in the cache memory.

12.   The computer system of Claim 7, wherein the execution unit further

invalidates data in the predetermined portion of the plurality of cache lines in

3   response to receiving the single instruction, upon copying the data to the first

4   storage area.

1   13   A processor comprising:

2   a decoder configured to decode instructions, and

3   a circuit coupled to said decoder, said circuit in response to a single

4   decoded instruction being configured to:

5   obtain a starting address of a predetermined area of a cache

6   memory on which the instruction will be performed;

7   invalidate data in the predetermined area of cache memory.

1   14.   The processor of Claim 13, wherein a portion of the starting address is

2 located in a register specified in the decoded instruction.

1   15.   The processor of Claim 13, wherein the portion of the starting address

2 includes a plurality of most significant bits of the starting address.

1   16.   The processor of Claim 15, wherein the circuit shifts the data elements

2 by a predetermined number of bit positions to obtain the starting address of the

3 cache line in which data is to be invalidated.

1   17.   The processor of Claim 13, wherein the predetermined portion of the

2 plurality of cache lines is a page in the cache memory.

1   18.   A processor comprising:

2   a decoder configured to decode instructions, and

3   a circuit coupled to said decoder, said circuit in response to a single

4 decoded instruction being configured to:

42390.P5965   -19-   Patent Application
KGN/rd   July 20, 1998
Express Mail No.: EL105935317US

5   obtain a starting address of a predetermined area of a cache

6   memory on which the instruction will be performed;

7   copy data in the predetermined area of cache memory;

8   store the copied data in a storage area separate from the cache memory.

1   19.   The processor of Claim 18, wherein a portion of the starting address is

2   located in a register specified in the decoded instruction.

1   20.   The processor of Claim 18, wherein the portion of the starting address

2   includes a plurality of most significant bits of the starting address.

1   21.   The processor of Claim 20, wherein the circuit shifts the data elements

2   by a predetermined number of bit positions to obtain the starting address of the

3   cache line in which data is to be copied.

1   22.   The processor of Claim 20, wherein the predetermined portion of the

2   plurality of cache lines is a page in the cache memory.

1   23.   The processor of Claim 20, wherein said circuit further invalidates the

2   data in the predetermined portion of the plurality of cache lines in response to

3   receiving the single instruction, upon copying the data to the storage area.

1   24.   A computer-implemented method, comprising:

2   a)   decoding a single instruction;

3   b)   in response to said step of decoding the single instruction,

4   obtaining a starting address of a predetermined area of a cache memory on which

5   the single instruction will be performed; and

6   c)   completing execution of said single instruction by invalidating

7   data in the predetermined area of cache memory.

25.   The method of Claim 24, wherein c) comprises setting an invalid bit

corresponding to the predetermined area of cache memory.

26.   The method of Claim 24, wherein b) comprises:

     b.1)   obtaining a portion of the starting address from a storage

location specified in the decoded instruction;

     b.2)   shifting the portion of the starting address by a predetermined

number of bit positions to obtain the starting address of the cache line in which data

is to be invalidated.

1   27.   The method of Claim 26, wherein in b.1) the portion of the starting

2   address contains a plurality of most significant bits of the starting address, and

3 wherein in b.2), the predetermined number of bit positions represent the number of

4 least significant bits of the starting address.

1 28.   The method of Claim 24, wherein the predetermined portion of the

2 plurality of cache lines is a page in the cache memory.

1 29.   A computer-implemented method, comprising:

2   a)   decoding a single instruction;

3   b)   in response to said step of decoding the single instruction,

4 obtaining a starting address of a predetermined area of a cache memory on which

5 the single instruction will be performed; and

6   c)   completing execution of said single instruction by copying data

7 in the predetermined area of cache memory and storing the copied data in a storage

8 area separate from the cache memory.

1 30.   The method of Claim 29, wherein c) comprises setting an invalid bit

2 corresponding to the predetermined area of cache memory.

1 31.   The method of Claim 29, wherein b) comprises:

2   b.1)   obtaining a portion of the starting address from a storage

3 location specified in the decoded instruction;

4   b.2)   shifting the portion of the starting address by a predetermined

5   number of bit positions to obtain the starting address of the cache line in which data

6   is to be invalidated.

1   32.   The method of Claim 31, wherein in b.1) the portion of the starting

2   address contains a plurality of most significant bits of the starting address, and

3   wherein in b.2), the predetermined number of bit positions represent the number of

4   least significant bits of the starting address.

33.   The method of Claim 29, wherein the predetermined portion of the

plurality of cache lines is a page in the cache memory.

34.   The method of Claim 29, further comprising:

d)   invalidating the data in the predetermined portion of the

plurality of cache lines in response to receiving the single instruction, upon copying

the data to the storage area.

1   35.   A computer-readable apparatus, comprising:

2   a computer-readable medium that stores an instruction which when executed

3   by a processor causes said processor to:

4   obtain a starting address of a predetermined area of a cache memory on

5   which the instruction will be performed; and

6   invalidate data in the predetermined area of cache memory.

1   36.   A computer-readable apparatus comprising:

2   a computer-readable medium that stores an instruction which when executed

3   by a processor causes said processor to:

4   obtain a starting address of a predetermined area of a cache memory on

5   which the instruction will be performed;

6   copy data from the predetermined area of cache memory; and

7   store the copied data in a storage area separate from the cache memory.

37.   The apparatus of Claim 36, wherein the instruction further causes the

processor to:

        invalidate the data in the predetermined portion of the plurality of cache

lines in response to receiving the instruction, upon copying the data to the storage

area.

ADD B7

42390.P5965   -24-   Patent Application
KGN/rd   July 20, 1998
Express Mail No.: EL105935317US